Table of Contents
Advertisement
Model 2651A High Power System SourceMeter® Instrument Reference Manual
Bit
Binary value
Decimal
Weights
Example
status.operation.instrument.trigger_timer.trigger_overrun.enable =
status.operation.instrument.trigger_timer.trigger_overrun.TMR3
Also see
Operation Status Registers
status.operation.instrument.trigger_timer.*
status.operation.instrument.tsplink.*
This attribute contains the operation status TSP-Link summary register set.
Type
TSP-Link accessible
Attribute
- -
.condition (R)
Yes
.enable (RW)
Yes
.event (R)
Yes
.ntr (RW)
Yes
.ptr (RW)
Yes
Usage
operationRegister = status.operation.instrument.tsplink.condition
operationRegister = status.operation.instrument.tsplink.enable
operationRegister = status.operation.instrument.tsplink.event
operationRegister = status.operation.instrument.tsplink.ntr
operationRegister = status.operation.instrument.tsplink.ptr
status.operation.instrument.tsplink.enable = operationRegister
status.operation.instrument.tsplink.ntr = operationRegister
status.operation.instrument.tsplink.ptr = operationRegister
operationRegister
Details
These attributes are used to read or write to the operation status TSP-Link summary registers. Reading a status
register returns a value. The binary equivalent of the returned value indicates which register bits are set. The
least significant bit of the binary number is Bit B0, and the most significant bit is Bit B15.
2651A-901-01 Rev. A / March 2011
B15
B14
B13
0/1
0/1
0/1
32,768
16,384
8,192
15
14
13
(2
)
(2
)
(2
)
(on page E-20)
(on page 7-286)
Affected by
- -
Not applicable
Status reset
Status reset
Status reset
Status reset
The operation status TSP-Link summary register's status. A zero (0) indicates no
bits set (also send 0 to clear all bits); the only valid value other than 0 is 1024
B12
B11
B10
0/1
0/1
0/1
4,096
2,048
1024
12
11
(2
)
(2
)
(2
Where saved
Default value
- -
- -
Not saved
Not applicable
Not saved
0
Not saved
0
Not saved
0
Not saved
1024 (All bits set)
Section 7: Command reference
B9
B8
0/1
0/1
512
256
10
9
8
)
(2
)
(2
)
Sets the Timer
3 bit of the
operation status
trigger timer
overrun enable
register using a
constant.
7-289
Advertisement
Table of Contents
Troubleshooting
