Table of Contents
Advertisement
Section 7: Command reference
Bit
Value
B0
status.operation.instrument.smuX.CALIBRATING
status.operation.instrument.smuX.CAL
B1-B2
Not used
B3
status.operation.instrument.smuX.SWEEPING
status.operation.instrument.smuX.SWE
B4
status.operation.instrument.smuX.MEASURING
status.operation.instrument.smuX.MEAS
B5-B9
Not used
B10
status.operation.instrument.smuX.TRIGGER_OVERRUN
status.operation.instrument.smuX.TRGOVR
B11-B15
Not used
As an example, to set bit B0 of the operation status SMU A summary enable register, set
status.operation.instrument.smua.enable = status.operation.instrument.smua.CAL.
In addition to the above constants, operationRegister can be set to the numeric equivalent of the bit to set.
To set more than one bit of the register, set operationRegister to the sum of their decimal weights. For
example, to set bits B0 and B10, set operationRegister to 1025 (which is the sum of 1 + 1024).
Bit
Binary value
Decimal
Weights
Bit
Binary value
Decimal
Weights
Example
status.operation.instrument.smua.enable =
status.operation.instrument.smua.MEAS
Also see
Operation Status Registers
status.operation.instrument.smuX.trigger_overrrun.*
7-280
Model 2651A High Power System SourceMeter® Instrument Reference Manual
B7
B6
B5
0/1
0/1
0/1
128
64
32
7
6
5
(2
)
(2
)
(2
)
B15
B14
B13
0/1
0/1
0/1
32,768
16,384
8,192
15
14
13
(2
)
(2
)
(2
)
(on page E-20)
(on page 7-281)
B4
B3
B2
0/1
0/1
0/1
16
8
4
4
3
2
(2
)
(2
)
(2
)
B12
B11
B10
0/1
0/1
0/1
4,096
2,048
1024
12
11
10
(2
)
(2
)
(2
)
Sets the MEAS bit of the operation
status SMU A summary enable
register using a constant.
2651A-901-01 Rev. A / March 2011
Description
Set bit indicates that
smuX is unlocked for
calibration.
Bit B0 decimal value: 1
Not applicable.
Set bit indicates that
smuX is sweeping.
Bit B3 decimal value: 8
Bit will be set when taking
an overlapped
measurement, but it will
not set when taking a
normal synchronous
measurement.
Bit B4 decimal value: 16
Not applicable.
Set bit indicates an
enabled bit has been set
in the operation status
smu X trigger overrun
event register.
Bit B10 decimal value:
1024
Not applicable.
B1
B0
0/1
0/1
2
1
1
0
(2
)
(2
)
B9
B8
0/1
0/1
512
256
9
8
(2
)
(2
)
Advertisement
Table of Contents
Troubleshooting
