Memory Interface - NEC uPD98502 User Manual

Network controller
Table of Contents

Advertisement

1.7.5 Memory interface

Pin Name
Pin No.
SDCLK0
L1
SDCLK1
G3
SDCKE0
L3
SDCKE1
F2
SDCS_B
F3
SDRAS_B
E2
SDCAS_B
G5
SDWE_B
D1
SRMCS_B
A7
SRMOE_B
C8
SMA0
E3
SMA1
D2
SMA2
C1
SMA3
J2
SMA4
H1
SMA5
J3
SMA6
J4
SMA7
H2
SMA8
G1
SMA9
H3
SMA10
E4
SMA11
D3
SMA12
B1
SMA13
A1
SMA14
B2
SMA15
G2
SMA16
C3
SMA17
F1
SMA18
J1
SMA19
K3
SMA20
K2
SMD0
A2
SMD1
B3
SMD2
C4
SMD3
D5
SMD4
A3
SMD5
B4
SMD6
D6
SMD7
A4
SMD8
T1
SMD9
R3
SMD10
R4
CHAPTER 1 INTRODUCTION
I/O
Active Level
O
SDRAM clock
O
SDRAM clock
O
H
SDRAM clock enable
O
H
SDRAM clock enable
O
L
Chip select
O
L
Row address strobe
O
L
Column address strobe
O
L
Write enable
O
L
PROM/FLASH chip select
O
L
PROM/FLASH output enable
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
O
Memory address
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
I/O
Memory data
Preliminary User's Manual S15543EJ1V0UM
Function
(1/2)
39

Advertisement

Table of Contents
loading

Table of Contents