Table of Contents
Advertisement
DSRA
31
26 25
SPECIAL
0 0 0 0 0 0
6
Format:
DSRA rd, rt, sa
Description:
The contents of general register rt are shifted right by sa bits, sign-extending the high-order bits. The result is
placed in register rd .
This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or
supervisor mode causes a reserved instruction exception.
Operation:
s ← 0 || sa
64
T:
GPR [rd] ← (GPR [rt]
Exceptions:
Reserved instruction exception (32-bit user mode/supervisor mode)
APPENDIX A MIPS III INSTRUCTION SET DETAILS
Doubleword Shift Right Arithmetic
21 20
0
rt
0 0 0 0 0
5
5
s
)
|| GPR [rt]
63
63..s
Preliminary User's Manual S15543EJ1V0UM
16 15
11 10
rd
5
DSRA
6 5
DSRA
sa
1 1 1 0 1 1
5
6
0
487
Advertisement
Table of Contents
