U_Imr1 (Usb Interrupt Mask Register 1) - NEC uPD98502 User Manual

Network controller
Table of Contents

Advertisement

6.2.5 U_IMR1 (USB Interrupt Mask Register 1)

This register is used to mask interrupts.
When a bit in this register is set to a '1' and the corresponding bit in the USB General Status Register 1 (Address:
10H) is set to a '1', an interrupt is issued.
Bits
Field
31
GSR2
30:24
Reserved
23
TMF
22
RMF
21
RPE2
20
RPE1
19
RPE0
18
RPA2
17
RPA1
16
RPA0
15:11
Reserved
10
DER
9
EP2FO
8
EP1FU
7
EP6RF
6
EP5TF
5
EP4RF
316
CHAPTER 6 USB CONTROLLER
R/W
Default
R/W
0
General Status Register 2 Interrupt:
1 = unmask.
0 = mask.
R/W
0
Reserved for future use. Writes '0's.
R/W
0
Tx MailBox Full:
1 = unmask.
0 = mask.
R/W
0
Rx MailBox Full:
1 = unmask.
0 = mask.
R/W
0
Rx Pool2 Empty:
1 = unmask.
0 = mask.
R/W
0
Rx Pool1 Empty:
1 = unmask.
0 = mask.
R/W
0
Rx Pool0 Empty:
1 = unmask.
0 = mask.
R/W
0
Rx Pool2 Alert:
1 = unmask.
0 = mask.
R/W
0
Rx Pool1 Alert:
1 = unmask.
0 = mask.
R/W
0
Rx Pool0 Alert:
1 = unmask.
0 = mask.
R/W
0
Reserved for future use. Writes '0's.
R/W
0
DMA Error:
1 = unmask.
0 = mask.
R/W
0
EP2 FIFO Error:
1 = unmask.
0 = mask.
R/W
0
EP1 FIFO Error:
1 = unmask.
0 = mask.
R/W
0
EP6 Rx Finished:
1 = unmask.
0 = mask.
R/W
0
EP5 Tx Finished:
1 = unmask.
0 = mask.
R/W
0
EP4 Rx Finished:
1 = unmask.
0 = mask.
Preliminary User's Manual S15543EJ1V0UM
Description

Advertisement

Table of Contents
loading

Table of Contents