Table of Contents
Advertisement
2.4.5 CP0 registers
The CP0 registers explained below are accessed by the memory management system and software.
parenthesized number that follows each register name is the register number.
2.4.5.1 Index register (0)
The Index register is a 32-bit, read/write register containing five low-order bits to index an entry in the TLB. The
most-significant bit of the register shows the success or failure of a TLB probe (TLBP) instruction.
The Index register also specifies the TLB entry affected by TLB read (TLBR) or TLB write index (TLBWI)
instructions.
31
30
P
1
P
: Indicates whether probing is successful or not. It is set to 1 if the latest TLBP instruction fails. It is
cleared to 0 when the TLBP instruction is successful.
Index : Specifies an index to a TLB entry that is a target of the TLBR or TLBWI instruction.
0
: RFU. Write 0 in a write operation. When this field is read, 0 is read.
2.4.5.2 Random register (1)
The Random register is a read-only register. The low-order 5 bits are used in referencing a TLB entry. This
register is decremented each time an instruction is executed. The values that can be set in the register are as follows:
The lower bound is the content of the Wired register.
The upper bound is 31.
The Random register specifies the entry in the TLB that is affected by the TLBWR instruction. The register is
readable to verify proper operation of the processor.
The Random register is set to the value of the upper bound upon Cold Reset. This register is also set to the upper
bound when the Wired register is written. Figure 2-35 shows the format of the Random register.
31
Random : TLB random index
0
: RFU. Write 0 in a write operation. When this field is read, 0 is read.
CHAPTER 2 V
4120A
R
Figure 2-34. Index Register
0
26
Figure 2-35. Random Register
0
27
Preliminary User's Manual S15543EJ1V0UM
5
4
0
Index
5
5
4
0
Random
5
The
119
Advertisement
Table of Contents
