Table of Contents
Advertisement
The µ µ µ µ PD98502 doesn't support MIPS16 instructions.
Caution
This chapter describes an V
this Document, it is call for V
2.1 Overview for V
4120A
R
Figure 2-1 shows the internal block diagram of the V
In addition to the conventional high-performance integer operation units, this CPU core has the full-associative
format translation look aside buffer (TLB), which has 32 entries that provide mapping to 2-page pairs (odd and even)
for one entry. Moreover, it also has instruction caches, data caches, and bus interface.
System
VA bus
Controller
Control(o)
Control(i)
Address/Data(o)
Address/Data(i)
Clock
Generator
CHAPTER 2 V
4120A RISC Processor Core operation (MIPS instruction, Pipeline, etc.). Following in
R
4120A RISC Processor Core with "V
R
Figure 2-1. V
4120A Core Internal Block Diagram
R
ID bus
Bus
Interface
Preliminary User's Manual S15543EJ1V0UM
4120A
R
4120A" or "V
R
R
4120A core.
R
Data
Instruction
Cache
Cache
8 Kbyte
16 Kbyte
4120A Core" simply.
CP0
CPU
TLB
V
4120A Core
R
57
Advertisement
Table of Contents
