Fujitsu F2MC-16LX Hardware Manual page 6

I Composition of This Manual
This Manual consists of the following 27 Chapters and an Appendix.
CHAPTER 1 "OVERVIEW OF MB90470"
This chapter gives an overview of MB90470, including its basic characteristics, block
diagram, and its functions.
CHAPTER 2 "CPU"
This chapter explains CPU specifications, memory, and the functions of registers to provide
readers with a better understanding of the MB90470 functions.
CHAPTER 3 "INTERRUPT"
This chapter explains interrupts and direct access (DMA).
CHAPTER 4 "RESET"
This chapter explains reset for the MB90470 series.
CHAPTER 5 "CLOCKS"
This chapter describes the clocks of the MB90470 series.
CHAPTER 6 "LOW-POWER CONSUMPTION MODE"
This chapter explains the low-power consumption mode of the MB90470 series.
CHAPTER 7 "MODE SETTING"
This chapter explains mode setting and external memory access.
CHAPTER 8 "I/O PORT"
This chapter shows the configuration and explains the functions of the registers used for the
I/O port.
CHAPTER 9 "TIMEBASE TIMER"
This chapter explains the function and operation of the timebase timer.
CHAPTER 10 "WATCHDOG TIMER"
This chapter describes the operation and function of the watchdog timer.
CHAPTER 11 "WATCH TIMER"
This chapter has an overview of the watch timer, describes the configuration and functions of
the register, and explains the operation of the watch timer.
CHAPTER 12 "16-BIT INPUT/OUTPUT TIMER"
This chapter has an overview of the 16-bit input/output timer, describes the configuration and
function of its register, and explains the operation of the timer.
CHAPTER 13 "8/16-BIT UP-DOWN COUNTER/TIMER"
This chapter has an overview of the 8/16-bit up/down counter/timer, describes the
configuration and functions of its registers, and explains the operation of the 8/16-bit up/
down counter/timer.
CHAPTER 14 "PWC TIMER"
This chapter provides an overview of the PWC timer, provides notes on its use, and explains
the configuration and functions of its registers.
CHAPTER 15 "µ µ µ µ PG TIMER"
This chapter provides a block diagram of the µPG timer and explains the configuration and
functions of its registers.
ii