Fujitsu F2MC-16LX Hardware Manual page 428

Mb90470 series 16-bit microcontroller
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 21 UART
❍ Stop bit
Use of one or two stop bits can be selected for sending. The receiving unit, however, will only
identify the first stop bit.
❍ Error detection
Mode 0: Parity errors, overrun errors, and frame errors can be detected.
Mode 1: Overrun and frame errors can be detected. Parity errors cannot be detected.
❍ Parity 0
Parity can be used only in Operation Mode 0 (asynchronous and normal modes). Whether to
use parity can be set with the PEN bit, while use of even or odd parity can be selected with the
P Bit of the control register (SDR). Parity cannot be used in operation mode 1 (asynchronous
and multiprocessor modes) and Operation Mode 2 (synchronous and normal modes). Figure
21.3-4 "Transfer data format when using parity" shows the data format for send and receive
data when parity is used.
The items "ST" and "SP" in the diagram indicate the "start bit" and "stop bit" respectively.
SIN0
ST
ST
SOT0
ST
SOT0
Note:
Parity cannot be used in Operation Modes 1 and 2.
412
Figure 21.3-4 Transfer data format when using parity
1
0
1
1
0
1
0
1
1
0
1
0
1
1
0
Data
SP
A parity error has occurred
during reception with even parity
0
0
(SCR: P = 0)
SP
Sending of even parity
0
1
(SCR: P = 0)
SP
Sending of odd parity
(SCR: P = 1)
0
0
Parity

Advertisement

Table of Contents
loading

Table of Contents