Fujitsu F2MC-16LX Hardware Manual page 285

❍ If reload or clear events are generated in a count operation
All operations are in sync with the count clock. Figure 13.3-6 "Normal operation counting" shows
an example of reloading 080
UDCR
Reload/clear event
Count clock
❍ If reload and clear events are generated in a count operation
If counting stops in the count clock sync wait mode (state where count input is held for
synchronization), reload and clear operations are performed when the stop occurs.
Figure 13.3-7 "Count stop operation in count clock sync signal wait mode" shows an example of
reloading 080
Figure 13.3-7 Count stop operation in count clock sync signal wait mode
UDCR
Reload/clear event
Count clock
Count enable
❍ If reload and clear events are generated in the count stop mode
Operations are performed when an event occurs.
Figure 13.3-8 "Operation when reload/clear event occurs in count stop mode" shows an
example of reloading 080
Figure 13.3-8 Operation when reload/clear event occurs in count stop mode
UDCR
Reload/clear event
A clear operation caused by compare is performed if the UDCR and RCR values match and
incrementing (up count) occurs. Even if the UDCR and RCR values match, no clear operation is
performed if a down-count or count stop occurs subsequently.
A clear operation is performed at the above timing for all events other than reset input. Reload is
also performed at the above timing in any event.
If clear and reload events occur at the same time, the clear event has priority.
.
H
Figure 13.3-6 Normal operation counting
065h 066h
.
H
065h 066h
Enable (count permitted)
.
H
065h 080h
CHAPTER 13 8/16-BIT UP/DOWN COUNTER/TIMER
080h
↓ Synchronized with this clock
080h
Disable (count prohibited)
081h
269