Fujitsu F2MC-16LX Hardware Manual page 538

Mb90470 series 16-bit microcontroller
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

APPENDIX
❍ I/O direct bit addressing (io:bp)
Specify bits in physical addresses 000000H to 0000FFH explicitly. Bit positions are indicated by
":bp", where the larger number indicates the most significant bit (MSB) and the lower number
indicates the least significant bit (LSB).
❍ Abbreviated direct bit addressing (dir:bp)
Specify the eight low-order bits of a memory address explicitly in an operand. Address bits 8 to
15 are specified by the direct page register (DPR). Address bits 16 to 23 are specified by the
data bank register (DTB). Bit positions are indicated by ":bp", where the larger number indicates
the most significant bit (MSB) and the lower number indicates the least significant bit (LSB).
❍ Direct bit addressing (addr16:bp)
Specify arbitrary bits in 64 kilobytes explicitly. Address bits 16 to 23 are specified by the data
bank register (DTB). Bit positions are indicated by ":bp", where the larger number indicates the
most significant bit (MSB) and the lower number indicates the least significant bit (LSB).
522
Figure B.3-8 Example of I/O direct bit addressing (io:bp)
(This instruction sets bits by I/O direct bit addressing.)
SETB I:0C1H:
Before execution
After execution
Figure B.3-9 Example of abbreviated direct bit addressing (dir:bp)
(This instruction sets bits by abbreviated direct bit addressing.)
SETB S:10H:0
Before execution
DTB
After execution
DTB
Figure B.3-10 Example of direct bit addressing (addr16:bp)
(This instruction sets bits by direct bit addressing.)
SETB 2222H:0
Before execution
DTB
After execution
DTB
Memory space
0000C1H
0 0
0000C1H
0 1
5 5
DPR
6 6
556610H
5 5
DPR
6 6
556610H
5 5
552222H
5 5
552222H
Memory space
0 0
Memory space
0 1
Memory space
0 0
Memory space
0 1

Advertisement

Table of Contents
loading

Table of Contents