Download Print this page

Motorola CMOS Logic Manual page 89

Advertisement

V out
V C
V in
Figure 6. R ON Characteristics
Test Circuit
V out
V C
V in
20 ns
90%
50%
V C
10%
t PZH
90%
V out
10%
t PZL
90%
V out
Figure 8. Turn–On Delay Time Test Circuit
and Waveforms
OUT
V C = V DD
IN
Figure 10. Noise Voltage Test Circuit
MOTOROLA CMOS LOGIC DATA
R L
R L
C L
V X
V DD
V SS
t PHZ
V in = V DD
V x = V SS
t PLZ
V in = V SS
10%
V x = V DD
QUAN–TECH
MODEL
2283
OR EQUIV
V out
V in
20 ns
V in
t PLH
t PHL
V out
Figure 7. Propagation Delay Test Circuit
and Waveforms
V out
V C
V in
1 k
Figure 9. Crosstalk Test Circuit
35
30
V DD = 15 Vdc
25
10 Vdc
20
5.0 Vdc
15
10
5.0
0
10
100
1.0 k
f, FREQUENCY (Hz)
Figure 11. Typical Noise Characteristics
R L
C L
20 ns
V DD
90%
50%
10%
V SS
50%
10 k
15 pF
10 k
100 k
MC14016B
6–51

Advertisement

loading