Download Print this page

Motorola CMOS Logic Manual page 149

Advertisement

1
CLOCK
RESET
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
TIME–BASE GENERATOR
A 60 Hz sinewave obtained through a 1.0 Megohm resistor
connected directly to a standard 120 Vac power line is
applied to the clock input of the MC14040B. By selecting
1.0 M
20 pF
120 Vac
60 Hz
MOTOROLA CMOS LOGIC DATA
2
4
8
16
32
Figure 3. Timing Diagram
APPLICATIONS INFORMATION
V DD
MC14040B
C
Q5
Q10
Q11
R
Q12
V SS
64
128
256
512
outputs Q5, Q10, Q11, and Q12 division by 3600 is ac-
complished. The MC14012B decodes the counter outputs,
produces a single output pulse, and resets the binary count-
er. The resulting output frequency is 1.0 pulse/minute.
1/2
1/2
MC14012B
MC14012B
1024
2048
4096
1.0 PULSE/MINUTE
OUTPUT
MC14040B
6–111

Advertisement

loading