Download Print this page

Motorola CMOS Logic Manual page 351

Advertisement

P0
5
V SS
13
CF
3
PE
4
INHIBIT
CLOCK
6
10
RESET
P0
5
13
CF
3
PE
4
INHIBIT
CLOCK
6
10
RESET
MOTOROLA CMOS LOGIC DATA
MC14522B LOGIC DIAGRAM (BCD Down Counter)
Q0
P1
7
11
R
R Q
D
D
C
C
Q
PE Q
T
T
PE
MC14526B LOGIC DIAGRAM (Binary Down Counter)
Q0
P1
7
11
R
R Q
D
D
C
C
Q
PE Q
T
T
PE
V DD
Q1
P2
Q2
9
14
15
R Q
D
C
PE Q
T
Q1
P2
Q2
9
14
15
R Q
D
C
PE Q
T
V DD
P3
Q3
2
1
R Q
D
C
PE Q
T
12
"0"
P3
Q3
2
1
R Q
D
C
PE Q
T
12
"0"
MC14522B MC14526B
6–313

Advertisement

loading