Download Print this page

Motorola CMOS Logic Manual page 259

Advertisement

X1
RST
IEN
REGISTER
OEN
REGISTER
RR
4–BIT
INSTRUCTION
FLAG 0
FLAG F
X1
4–BIT
INSTRUCTION
SKZ
RST
RR
JMP FLAG
RTN FLAG
SKP F/F
INTERNAL
* Instructions Ignored.
MOTOROLA CMOS LOGIC DATA
TIMING WAVEFORMS
Instructions
NOPO, NOPF
Instructions
RR, IEN, OEN remain unaffected
t W(R)
t PHL
(RESET TO XI)
t PHL (RESET TO RR)
NOP0
t PLH
t PHL
(DATA TO FLAG)
Instructions
SKZ, JMP, RTN
Instructions
RR, IEN, OEN remain unaffected
t W(cl)
*
JMP
NOPF
NOPO
RTN
*
(RESET TO JUMP)
JMP
t PHL
MC14500B
6–221

Advertisement

loading