Download Print this page

Motorola CMOS Logic Manual page 114

Advertisement

t WL
t WH
50%
1
CLOCK (1)
t rem
RESET (2)
t PLH1
90%
10%
Q1 (12)
t TLH
Q2 (11)
Q3 (9)
Q4 (6)
Q5 (5)
Q6 (4)
Q7 (3)
2
4
8
t PHL1
50%
t PHL2
t PLH2
90%
50%
10%
t TLH
t PLH3
50%
t TLH
t PLH4
t TLH
Input t
and t
= 20 ns
TLH
THL
16
32
64
t PHL3
t PHL4
50%
t PHL5
t PLH5
50%
t PHL6
t TLH
t PLH6
50%
t TLH
t PLH7
t TLH
V DD
128
255
V SS
V DD
50%
V SS
t R1
V OH
V OL
t R2
t THL
V OH
V OL
t THL
t R3
V OH
V OL
t THL
t R4
V OH
V OL
t THL
t R5
V OH
V OL
t THL
t R6
V OH
90%
10%
V OL
t R7
t PHL7
t THL
V OH
V OL
t THL

Advertisement

loading