Download Print this page

Motorola CMOS Logic Manual page 545

Advertisement

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
4-Bit Magnitude Comparator
The MC14585B 4–Bit Magnitude Comparator is constructed with comple-
mentary MOS (CMOS) enhancement mode devices. The circuit has eight
comparing inputs (A3, B3, A2, B2, A1, B1, A0, B0), three cascading inputs
(A < B, A = B, and A > B), and three outputs (A < B, A = B, and A > B). This
device compares two 4–bit words (A and B) and determines whether they
are "less than", "equal to", or "greater than" by a high level on the appropriate
output. For words greater than 4–bits, units can be cascaded by connecting
outputs (A > B), (A < B), and (A = B) to the corresponding inputs of the next
significant comparator. Inputs (A < B), (A = B), and (A > B) on the least
significant (first) comparator are connected to a low, a high, and a low,
respectively.
Applications include logic in CPU's, correction and/or detection of
instrumentation conditions, comparator in testers, converters, and controls.
Diode Protection on All Inputs
Expandable
Applicable to Binary or 8421–BCD Code
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load over the Rated Temperature Range
Can be Cascaded – See Fig. 3
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
MAXIMUM RATINGS*
(Voltages Referenced to V SS )
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Symbol
Parameter
V DD
DC Supply Voltage
V in , V out
Input or Output Voltage (DC or Transient)
I in , I out
Input or Output Current (DC or Transient),
per Pin
P D
Power Dissipation, per Package†
T stg
Storage Temperature
T L
Lead Temperature (8–Second Soldering)
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
Plastic "P and D/DW" Packages: – 7.0 mW/ _ C From 65 _ C To 125 _ C
Ceramic "L" Packages: – 12 mW/ _ C From 100 _ C To 125 _ C
Comparing
A3, B3
A2, B2
A1, B1
A3 > B3
x
x
A3 = B3
A2 > B2
x
A3 = B3
A2 = B2
A1 > B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 = B1
A3 = B3
A2 = B2
A1 < B1
A3 = B3
A2 < B2
x
A3 < B3
x
x
MOTOROLA CMOS LOGIC DATA
– 0.5 to + 18.0
– 0.5 to V DD + 0.5
– 65 to + 150
TRUTH TABLE
(x = Don't Care)
Inputs
Cascading
A0, B0
A < B
A = B
A > B
x
x
x
x
x
x
x
x
x
A0 > B0
x
x
A0 = B0
0
0
A0 = B0
0
1
A0 = B0
1
0
A0 = B0
1
1
A0 < B0
x
x
x
x
x
x
x
x
x
x
x
Value
Unit
V
V
10
mA
500
mW
_ C
_ C
260
Outputs
A < B
A = B
A > B
x
0
0
1
x
0
0
1
x
0
0
1
x
0
0
1
x
0
0
1
x
0
1
0
x
1
0
0
x
1
1
0
x
1
0
0
x
1
0
0
x
1
0
0
x
1
0
0
MC14585B
L SUFFIX
CERAMIC
CASE 620
P SUFFIX
PLASTIC
CASE 648
D SUFFIX
SOIC
CASE 751B
ORDERING INFORMATION
MC14XXXBCP
Plastic
MC14XXXBCL
Ceramic
MC14XXXBD
SOIC
T A = – 55 to 125 C for all packages.
BLOCK DIAGRAM
4
(A > B) in
6
(A = B) in
(A < B) in
(A > B) out
5
A0
10
B0
11
7
A1
(A = B) out
B1
9
A2
2
B2
(A < B) out
1
A3
15
B3
14
V DD = PIN 16
V SS = PIN 8
MC14585B
13
3
12
6–507

Advertisement

loading