Figure 403. Mode2 And Mode B Read Accesses; Figure 404. Mode2 Write Accesses - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F207 Series:
Table of Contents

Advertisement

Flexible static memory controller (FSMC)
Mode 2/B - NOR Flash
1276/1381

Figure 403. Mode2 and mode B read accesses

A[25:0]
NADV
NEx
NOE
NWE
High
D[15:0]
HCLK cycles

Figure 404. Mode2 write accesses

A[25:0]
NADV
NEx
NOE
NWE
D[15:0]
HCLK cycles
RM0033 Rev 9
Memory transaction
ADDSET
Memory transaction
data driven by FSMC
ADDSET
data driven
by memory
DATAST
HCLK cycles
1HCLK
(DATAST + 1)
HCLK cycles
RM0033
ai15561
ai15562

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F207 Series and is the answer not in the manual?

Questions and answers

Table of Contents