MCR5 = 1
Bus idle?
Initialize TEC and REC
Bus operation?
Yes
IRR12 = 1
IMR12 = 1?
Yes
Sleep mode clearing method
MCR7 = 0?
Yes (manual)
MCR5 = 0
11 recessive bits
received?
Yes
CAN bus communication possible
Figure 15.13 HCAN Sleep Mode Flowchart
No
No
No
CPU interrupt
No (automatic)
Clear sleep mode?
Yes
MCR5 = 0
No
: Settings by user
: Processing by hardware
No
Rev. 1.0, 09/02, page 397 of 568