Hitachi H8S/2628 Hardware Manual page 282

H8s/2628 series 16-bit single-chip microcomputer
Table of Contents

Advertisement

Initial
Bit
Bit Name
Value
2
CKS2
0
1
CKS1
0
0
CKS0
0
Note:* If the count input of channel 0 (channel 2) is the TCNT1 (TCNT3) overflow signal and that of
channel 1 (channel 3) is the TCNT1 (TCNT3) compare-match signal, no incrementing clock
will be generated. Do not use this setting.
Rev. 1.0, 09/03, page 246 of 568
R/W
Description
R/W
Clock Select 2 to 0
R/W
The input clock can be selected from three clocks
divided from the system clock (φ). When use of an
R/W
external clock is selected, three types of count can
be selected: at the rising edge, the falling edge, and
both rising and falling edges.
000: Clock input disabled
001: φ/8 internal clock source, counted on the falling
edge
010: φ/64 internal clock source, counted on the falling
edge
011: φ/8192 internal clock source, counted on the
falling edge
100: For channel 0: Counted on TCNT1 overflow
signal*
For channel 1: Counted on TCNT0 overflow signal*
For channel 2: Counted on TCNT3 overflow signal*
For channel 3: Counted on TCNT2 overflow signal*
101: External clock source, counted at rising edge
110: External clock source, counted at falling edge
111: External clock source, counted at both rising
and falling edges

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2628Hd6432628H8s/2627Hd6432627

Table of Contents