Fujitsu F2MC-16LX Hardware Manual page 415

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

● Abbreviated direct addressing (dir)
Specify the eight low-order bits of a memory address explicitly in an operand. Address bits 8 to 15 are
specified by the direct page register (DPR). Address bits 16 to 23 are specified by the data bank register
(DTB).
Figure B.3-6 Example of Abbreviated Direct Addressing (dir)
MOV S : 20H, A (This instruction writes the contents of the eight low-order bits of A in
abbreviated direct addressing mode.)
Before execution
After execution
● Direct addressing (addr16)
Specify the 16 low-order bits of a memory address explicitly in an operand. Address bits 16 to 23 are
specified by the data bank register (DTB). A prefix instruction for access space addressing is invalid for
this mode of addressing.
Figure B.3-7 Example of Direct Addressing (addr16)
MOVW A, 3B20H (This instruction reads data by direct addressing and stores it in A.)
Before execution
After execution
A 4 4 5 5
1 2 1 2
DPR 6 6
DTB 7 7
A 4 4 5 5
1 2 1 2
DPR 6 6
DTB 7 7
A 2 0 2 0 A A B B
DTB 5 5
A A A B B 0 1 2 3
DTB 5 5
APPENDIX B Instructions
Memory space
776620
? ?
H
Memory space
776620
1 2
H
Memory space
553B21
0 1
H
553B20
2 3
H
399

Advertisement

Table of Contents
loading

Table of Contents