Automatic Ready Function Selection Register (Arsr) - Fujitsu F2MC-16LX Hardware Manual

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 6 MEMORY ACCESS MODES
6.2.2

Automatic Ready Function Selection Register (ARSR)

This register sets the automatic wait time of memory access for each area at external
access.
■ Automatic Ready Function Selection Register (ARSR)
Figure 6.2-3 Configuration of the Automatic Ready Function Selection Register
Automatic ready function
selection register
Address:0000A5
Read/write
Initial value
[bit15, bit14] IOR1 and IOR0
The IOR1 and IOR0 bits specify an automatic wait function for external access to area
0000C0
Table 6.2-1 Function of IOR1 and IOR0 (Automatic Wait Function Specification Bits)
IOR1
0
0
1
1
[bit13, bit12] HMR1 and HMR0
The HMR1 and HMR0 bits specify an automatic wait function for external access to area
800000
Table 6.2-2 Function of HMR1 and HMR0 (Automatic Wait Function Specification Bits)
HMR1
0
0
1
1
122
15
14
13
bit
IOR1
IOR0
HMR1 HMR0
H
(W)
(W)
(W)
(0)
(0)
(1)
to 0000FF
. The two bits are combined as listed in Table 6.2-1.
H
H
IOR0
0
Prohibits automatic wait. [Initial value]
1
Inserts automatic 1-machine cycle wait at external access.
0
Inserts automatic 2-machine cycle wait at external access.
1
Inserts automatic 3-machine cycle wait at external access.
to FFFFFF
. The two bits are combined as listed in Table 6.2-2.
H
H
HMR0
0
Prohibits automatic wait.
1
Inserts automatic 1-machine cycle wait at external access.
0
Inserts automatic 2-machine cycle wait at external access.
1
Inserts automatic 3-machine cycle wait at external access.
[Initial value]
12
11
10
9
LMR1 LMR0
(W)
(-)
(-)
(W)
(1)
(-)
(-)
(0)
Function
Function
8
ARSR
(W)
(0)

Advertisement

Table of Contents
loading

Table of Contents