Fujitsu F2MC-16LX Hardware Manual page 413

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

Figure B.3-2 Example of Register Direct Addressing
MOV R0, A (This instruction transfers the eight low-order bits of A to the general-
purpose register R0.)
Before execution
After execution
● Direct branch addressing (addr16)
Specify an offset explicitly for the branch destination address. The size of the offset is 16 bits, which
indicates the branch destination in the logical address space. Direct branch addressing is used for an
unconditional branch, subroutine call, or software interrupt instruction. Bit23 to bit16 of the address are
specified by the program bank register (PCB).
Figure B.3-3 Example of Direct Branch Addressing (addr16)
JMP 3B20H (This instruction causes an unconditional branch by direct branch
addressing in a bank.)
Before execution
After execution
A 0 7 1 6
2 5 3 4
A 0 7 1 6
2 5 6 4
PC 3 C 2 0
PCB 4 F
PC 3 B 2 0
PCB 4 F
APPENDIX B Instructions
Memory space
R0
? ?
Memory space
R0
3 4
Memory space
4F3B20
Next instruction
H
4F3C20
6 2
JMP 3B20H
H
4F3C21
2 0
H
4F3C22
3 B
H
397

Advertisement

Table of Contents
loading

Table of Contents