Activating The Automatic Algorithm Of The Flash Memory - Fujitsu F2MC-16LX Hardware Manual

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

23.5 Activating the Automatic Algorithm of the Flash Memory

To activate the automatic algorithm of the flash memory, the following four types of
commands are supported: read, reset, writing, and chip deletion. For the sector
deletion, temporary stop and restart can be controlled.
■ Command Sequence Table
Table 23.5-1 lists the commands used for flash memory writing and deletion. All data items to
be written in the command register are in byte units. However, write data by word access. In
this case, the data for high-order bytes is ignored.
Table 23.5-1 Command Sequence
1st bus write cycle
Bus
Command
write
sequence
access
Address
Read or
1
FxXXXX
Reset *
Read or
4
FxAAAA
Reset *
Write
4
FxAAAA
program
Chip deletion
6
FxAAAA
Sector
6
FxAAAA
deletion
Sector deletion temporary stop
Sector deletion restart
Notes:
Address Fx in the table indicates FF or FE. For each operation, use a value of the bank to be accessed.
An address in the table is a value on the CPU memory map. All addresses and data are represented in
hexadecimal. However, X is any value.
RA: Read address
PA: Only a write address and even address can be specified.
SA: Sector address. See Section "■Sector Configuration of the 1M-bit Flash Memory".
RD: Read data
PD: Only write data and word data can be specified.
*: Both read and reset commands can reset the flash memory to the read mode.
23.5 Activating the Automatic Algorithm of the Flash Memory
2nd bus write
cycle
Data
Address
Data
Address
XXF0
-
-
XXAA
Fx5554
XX55
FxAAAA
XXAA
Fx5554
XX55
FxAAAA
XXAA
Fx5554
XX55
FxAAAA
XXAA
Fx5554
XX55
FxAAAA
Sector deletion temporarily stops by input of address FxXXXX data (xxB0
After a temporary stop of the sector deletion, deletion starts by the input of address FxXXXX data (xx30
3rd bus write
4th bus write
cycle
cycle
Data
Address
Data
-
-
-
-
XXF0
RA
RD
PA
PD
XXA0
(even)
(word)
XX80
FxAAAA
XXAA
XX80
FxAAAA
XXAA
5th bus write
6th bus write
cycle
cycle
Address
Data
Address
-
-
-
-
-
-
-
-
-
Fx5554
XX55
FxAAAA
SA
Fx5554
XX55
(even)
).
H
).
H
Data
-
-
-
XX10
XX30
349

Advertisement

Table of Contents
loading

Table of Contents