Fujitsu F2MC-16LX Hardware Manual page 474

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

INDEX
Clock Monitor
Block Diagram of the Clock Monitor Functions
.......................................................... 324
Clock Output Permission Register
Clock Output Permission Register (CLKR)......... 325
Clock Selection Register
Clock Selection Register (CKSCR) ...................... 95
Clock Supply Map
Clock Supply Map.............................................. 83
CMR
Common Register Bank Prefix (CMR) ................. 45
Command Sequence Table
Command Sequence Table ................................ 349
Common Register Bank Prefix
Common Register Bank Prefix (CMR) ................. 45
Communication
End of Communication ..................................... 276
Start of Communication .................................... 276
Communication Prescaler
Communication Prescaler.................................. 271
Communication Prescaler Register
Communication Prescaler Register (CDCR)........ 254
Operation of Communication Prescaler Register
.......................................................... 256
Compare Register
Compare Register (OCCP0 and OCCP1) ............ 168
Condition Code Register
Condition Code Register (CCR)........................... 36
Consecutive Prefix Codes
In the Case of Consecutive Prefix Codes .............. 46
Control Status Register
Control Status Register (FMCS) ........................ 347
Control Status Register (ICCS) .......................... 166
Control Status Register (OCS0 to OCS2)............ 169
Control Status Registers (ADCS0 and ADCS1)
.......................................................... 236
Control Status Registers (ICS23 and ICS01)
.......................................................... 172
Conversion
Conversion with the EI
Conversion Data Protection Function
Conversion Data Protection Function ................. 250
Count Clock
Notes on Selecting a Count Clock ...................... 211
Counter
Counter Operation Statuses ............................... 192
CPU
Intermittent CPU Operation Function ................. 108
D
Data Bank Register
Data Bank Register (DTB) .................................. 41
458
2
OS ............................... 243
Data Counter
Data Counter (DCT)........................................... 73
Data Format
Transfer Data Format ............................... 273, 275
Data Polling Flag
Data Polling Flag (DQ7)................................... 352
Data Register
Data Register................................................... 165
Data Register (IDAR)....................................... 315
Data Registers (ADCR1 and ADCR0) ............... 240
DCT
Data Counter (DCT)........................................... 73
DDRx
Port Data Direction Register (DDRx)................. 142
Dedicated Adapter
Dedicated Adapter Socket................................. 453
Dedicated Registers
Dedicated Registers............................................ 31
Delayed Interrupt Generating Module
Block Diagram of the Delayed Interrupt Generating
Module .............................................. 228
Register in the Delayed Interrupt Generating Module
......................................................... 228
Delayed Interrupt Request Latch
Note on Use of the Delayed Interrupt Request Latch
......................................................... 229
Deletion
Deleting the Data From the Flash Memory
(Chip Deletion)................................... 361
Detailed Explanation of Flash Memory Writing and
Deletion ............................................. 357
Flash Memory from which any Data Item is Deleted
(Sector Deletion)................................. 362
Restarting the Flash Memory Sector Deletion
......................................................... 365
Temporarily Stopping the Sector Deletion
from the Flash Memory ....................... 364
Devices
Cautions on Handling Devices ............................ 21
Conditions of Peripheral Devices Connected
Externally when DTP is Used............... 224
Dimensions
External Dimensions of the FPT-100P-M05 Package
............................................................. 8
External Dimensions of the FPT-100P-M06 Package
............................................................. 7
Direct
Direct Addressing ............................................ 396
Direct Page Register
Direct Page Register (DPR) ................................ 40
DIV A,Ri
Using the "DIV A,Ri" and "DIVW A,RWi"
Instructions .......................................... 47

Advertisement

Table of Contents
loading

Table of Contents