Data Flow Through The M120 Router Packet Forwarding Engine; Data Flow Through The M160 Router Packet Forwarding Engine - Juniper M Series Monitoring And Troubleshooting Manual

M Series and T Series Routers Monitoring and Troubleshooting Guide
Related
Documentation

Data Flow Through the M120 Router Packet Forwarding Engine

Related
Documentation

Data Flow Through the M160 Router Packet Forwarding Engine

128
The Internet Processor II ASIC on the SFM performs a route lookup for each packet
5.
and decides how to forward it.
The Internet Processor II ASIC notifies the second Distributed Buffer Manager ASIC
6.
(on the SFM) of the forwarding decision, and the Distributed Buffer Manager ASIC
forwards the notification to the FPC that hosts the appropriate outbound interface.
The I/O Manager ASIC on the FPC reassembles data cells stored in shared memory
7.
into data packets as they are ready for transmission and passes them through the
Packet Director ASIC to the outbound PIC.
The outbound PIC transmits the data packets.
8.
M40e Multiservice Edge Router Overview on page 15
Data flows through the M120 router Packet Forwarding Engine in this sequence:
Packets arrive at an incoming PIC interface.
1.
The PIC passes the packets through the midplane to the FEB, where the I/O Manager
2.
ASIC breaks them into 64-byte cells.
The Distributed Buffer Manager ASIC on the FEB distributes the data cells throughout
3.
memory banks on the FEB.
The Internet Processor II ASIC on the FEB performs route lookups and makes
4.
forwarding decisions.
The Internet Processor II ASIC notifies a second Distributed Buffer Manager ASIC on
5.
the FEB, which forwards the notification to the outgoing interface.
The I/O Manager ASIC on the FEB reassembles data cells in shared memory into data
6.
packets as they are ready for transmission and passes them to the outgoing PIC
through the midplane.
The outgoing PIC transmits the data packets.
7.
M120 Multiservice Edge Router Overview on page 17
Data flows through the M160 router Packet Forwarding Engine in the sequence shown
in Figure 29 on page 129.
Copyright © 2012, Juniper Networks, Inc.