Timer Control/Status Register (Tcsr) - Renesas H8S/2633 Series Hardware Manual

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Bit 3—Oscillation Circuit Feedback Resistance Control Bit (RFCUT): This bit turns the
internal feedback resistance of the main clock oscillation circuit ON/OFF.
Bit 3
RFCUT
Description
0
When the main clock is oscillating, sets the feedback resistance ON. When the main
clock is stopped, sets the feedback resistance OFF
1
Sets the feedback resistance OFF
Bit 2—Reserved: Should always be written with 0.
24.2.4

Timer Control/Status Register (TCSR)

WDT1 TCSR
Bit
:
OVF
Initial value
:
R/W
:
R/(W)*
Note: * Only write 0 to clear the flag.
TCSR is an 8-bit read/write register that selects the clock input to WDT1 TCNT and the mode.
The following describes bit 4. For details of the other bits in this register, see section 15.2.2, Timer
Control/Status Register (TCSR).
The TCSR is initialized to H'00 at a reset and when in hardware standby mode. It is not initialized
in software standby mode.
Bit 4—Prescaler select (PSS) *
It also controls operation when shifting low power dissipation modes. The operating mode
selected after the SLEEP instruction is executed is determined in combination with other control
bits.
For details, see the description for clock selection in section 15.2.2, Timer Control/Status Register
(TCSR), and this section.
7
6
5
WT/IT
TME
0
0
0
R/W
R/W
1
: This bit selects the clock source input to WDT1 TCNT.
4
3
PSS
RST/NMI
CKS2
0
0
R/W
R/W
R/W
(Initial value)
2
1
0
CKS1
CKS0
0
0
0
R/W
R/W
995

Advertisement

Table of Contents
loading

Table of Contents