(e) Bus hold
CLKOUT (output)
HLDRQ (input)
HLDAK (output)
A16 to A23 (output)
CS0 to CS7 (output)
AD0 to AD15 (I/O)
ASTB (output)
RD (output)
LWR (output), UWR (output)
Caution When interfacing with the external device using the CLKOUT signal, set the internal system
clock frequency (f
778
CHAPTER 18 ELECTRICAL SPECIFICATIONS
<54> <55>
<56>
<43>
<41>
<57>
Data
) to 32 MHz or lower.
XX
User's Manual U14492EJ5V0UD
TH
TH
TH
<54>
<40>
Hi-Z
Hi-Z
Hi-Z
Hi-Z
TI
<39>
<56>
<44>
<42>