NEC UPD703116 User Manual page 228

32-bit single-chip microcontrollers
Table of Contents

Advertisement

Bit position
Bit name
13 to 11
CUL02 to CUL00
10 to 8
PRM02 to PRM00
5
TM0CEDn
Remark
n = 0, 1
228
CHAPTER 9 TIMER/COUNTER FUNCTION
Cautions 1. INTTM0n and INTCM0n3 interrupts can be culled with the same
culling ratio (1/1, 1/2, 1/4, 1/8, 1/16).
2. Even when BFTE3 bit = 1, BFTEN bit = 1 (settings to transfer data
from BFCMn0 to BFCMn3 registers to CM0n0 to CM0n3
registers), transfer is not performed with the generation timing of
culled INTTM0n and INTCM0n3 interrupts if the MBFTE bit = 0.
3. If the culling ratio is changed during count operation, the new
culling ratio is applied after an interrupt has occurred with the
culling ratio prior to the change (see Figure 9-5).
Specifies the count clock for TM0n.
PRM02
PRM01
0
0
0
0
0
1
0
1
1
0
1
0
Other than above
Caution
The division ratio switch timing is from when the TM0n value has
become 0000H and an INTTM0n interrupt has occurred. Therefore,
in the timing that corresponds to interrupt culling, the division ratio
is not switched.
Remark For the base clock (f
(PRM01).
Specifies the operation of DTMn0 to DTMn2 timers.
0: DTMn0 to DTMn2 perform count operation
1: DTMn0 to DTMn2 stopped
Cautions 1. Changing the TM0CEDn bit during TM0n operation (TM0CEn = 1)
is prohibited.
2. If TM0n is operated when the TM0CEDn bit = 1, a signal without
dead time is output to the TO0n0 to TO0n5 pins.
User's Manual U14492EJ5V0UD
Function
PRM00
Count clock
0
f
CLK
1
f
CLK
0
f
CLK
1
f
CLK
0
f
CLK
1
f
CLK
Setting prohibited
), see 9.1.4 (1) Timer 0 clock selection register
CLK
(2/4)
/2
/4
/8
/16
/32

Advertisement

Table of Contents
loading

Table of Contents