NEC UPD703116 User Manual page 616

32-bit single-chip microcontrollers
Table of Contents

Advertisement

Given the above limit values, the following four settings are possible.
16 MHz/83 kbps ≅ 192
The settings that can actually be made for the V850E/IA1 are in the range from <4> to <7> above (the section
enclosed in broken lines).
Among these options in the range from <4> to <7> above, option <6> is the ideal setting for the specifications
when actually setting the register.
(i) Prescaler (CAN protocol layer base system clock: f
f
is calculated as below.
BTL
• f
/{(a + 1) × 2} : [0 ≤ a ≤ 63]
= f
BTL
MEM
Value a is set using bits 5 to 0 (BRP5 to BRP0) of the C1BRP register.
f
= 16 MHz/12
BTL
= 16 MHz/{(5 + 1) × 2}
thus a = 5
Therefore, C1BRP register = 0005H
616
CHAPTER 11 FCAN CONTROLLER
Prescaler
DBT
SPT (MAX.)
24
8
16
12
12
16
8
24
= 64 × 3
= 48 × 4
= 32 × 6
= 24 × 8
= 16 × 12
= 12 × 16
= 8 × 24
= 6 × 32
= 4 × 48
= 3 × 64
User's Manual U14492EJ5V0UD
Calculated SPT
5
5/8 = 62.5%
9
9/12 = 75%
13
13/16 = 81%
17
17/24 = 71%
<1>
<2>
<3>
<4>
<5>
<6>
<7>
<8>
<9>
<10>
) setting
BTL

Advertisement

Table of Contents
loading

Table of Contents