NEC UPD703116 User Manual page 499

32-bit single-chip microcontrollers
Table of Contents

Advertisement

Figure 10-28. Timing Chart of Interrupt Request Signal Output in Delay Mode (2/2)
Input clock
SCKn (I/O)
SIn (input)
DI7
SOn (output)
DO7
Reg_R/W
INTCSIn
interrupt
CSOTn bit
Remarks 1. n = 0, 1
2. Reg_R/W:
CHAPTER 10 SERIAL INTERFACE FUNCTION
(b) When CKP bit = 1, DAP bit = 1
DI6
DI5
DO6
DO5
DO4
Internal signal.
This signal indicates that receive data buffer register (SIRBn/
SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was
performed.
User's Manual U14492EJ5V0UD
DI4
DI3
DI2
DO3
DO2
DI1
DI0
DO1
DO0
Delay
499

Advertisement

Table of Contents
loading

Table of Contents