NEC UPD703116 User Manual page 452

32-bit single-chip microcontrollers
Table of Contents

Advertisement

(c) Cautions
<1> Operation upon occurrence of overrun error during 2-frame continuous reception
• During normal reception
Reception completion interrupt (INTSRn) generated upon end of reception of 2nd frame, no error
RXDn
• Reception of 3rd frame started before performing reception processing
Reception completion interrupt (INTSRn) generated upon end of reception of 2nd frame, no error
RXDn
Reception completion interrupt not generated upon end of reception of 3rd frame, occurrence of error
RXDn
Value of OVEn bit of ASISn register becomes 1.
• Start of reception of 3rd frame and 4th frame before performing reception processing
Reception completion interrupt (INTSRn) generated upon end of reception of 2nd frame, no error
RXDn
Reception completion interrupt not generated upon end of reception of 3rd frame, occurrence of error
RXDn
Value of OVEn bit of ASISn register becomes 1.
Reception completion interrupt (INTSRn) generated upon end of reception of 4th frame, no error
RXDn
Value of OVEn bit of ASISn register remains 1.
• Start of reception of 3rd frame before performing reception processing, start of reception of
4th frame after performing reception processing
Reception completion interrupt (INTSRn) generated upon end of reception of 2nd frame, no error
RXDn
Reception completion interrupt not generated upon end of reception of 3rd frame, occurrence of error
RXDn
Value of OVEn bit of ASISn register becomes 1.
Value of OVEn flag becomes 0 during reception processing.
Reception completion interrupt (INTSRn) generated upon end of reception of 4th frame, no error
RXDn
No occurrence of error
452
CHAPTER 10 SERIAL INTERFACE FUNCTION
Frame 1
Frame 1
Frame 3
Frame 1
Frame 3
Frame 3
Frame 1
Frame 3
Frame 3
User's Manual U14492EJ5V0UD
Frame 2
Frame 2
Frame 3
Frame 2
Frame 3
Frame 4
Frame 2
Frame 3
Frame 4

Advertisement

Table of Contents
loading

Table of Contents