NEC UPD703116 User Manual page 468

32-bit single-chip microcontrollers
Table of Contents

Advertisement

Figure 10-22. Reception Completion Interrupt and Error Interrupt Generation Timing During
Synchronous Mode Reception
Receive data
Flag in reception
(SIRn)
Reception completion
interrupt
(INTSRn)
Error interrupt
Receive data
Flag in reception
(SIRn)
Reception completion
interrupt
(INTSRn)
Error interrupt
<Explanation>
(1) If the start bit of the second frame is not detected, no reception completion interrupt is generated.
(2) If an error occurs in the first frame, an error interrupt is generated following detection of the stop bit
of the first frame (at the calculated position).
(3) If an error occurs in the second frame, an error interrupt is generated simultaneously with a
reception completion interrupt.
If an error occurs in the first frame, no error interrupt is generated even if an error occurs in the
second frame.
Remark
n = 1, 2
468
CHAPTER 10 SERIAL INTERFACE FUNCTION
(a) During normal operation (in 1-frame reception mode)
START
(b) In 2-frame continuous reception mode
START
User's Manual U14492EJ5V0UD
STOP
START
(2)
STOP
STOP
(1)
(3)

Advertisement

Table of Contents
loading

Table of Contents