NEC UPD703116 User Manual page 467

Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (3/3)
(c) Transmission/reception timing and transmit data timing during serial clock output
Serial clock (output)
System clock
Transmit data
Transmission timing
Reception timing
Note The transmit data is delayed by 1 system clock in relation to the serial clock.
(d) Transmission/reception timing and transmit data timing using external serial clock
External serial clock
System clock
Transmit data
Transmission timing
Reception timing
Note Since, during external serial clock synchronization, synchronization is done with the internal system
clock when feeding the external serial clock to the internal circuit, a delay ranging from 1 system clock to
a maximum of 2.5 system clocks results.
CHAPTER 10 SERIAL INTERFACE FUNCTION
Note
Note
User's Manual U14492EJ5V0UD
467