NEC UPD703116 User Manual page 169

32-bit single-chip microcontrollers
Table of Contents

Advertisement

CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION
Figure 7-6. Example of Servicing in Which Another Interrupt Request Is Issued While an
Interrupt Is Being Serviced (1/2)
Main routine
EI
Interrupt request a
(level 3)
Interrupt request c
Interrupt request d
(level 3)
Interrupt request e
Interrupt request f
(level 2)
Interrupt request h
Interrupt request g
(level 1)
Caution The values of the EIPC and EIPSW registers must be saved before executing multiple
interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and
EIPSW after executing the DI instruction.
Remarks 1. a to u in the figure are the temporary names of interrupt requests shown for the sake of
explanation.
2. The default priority in the figure indicates the relative priority between two interrupt requests.
Servicing of a
EI
Interrupt
request b
(level 2)
Servicing of c
(level 2)
Servicing of d
Servicing of e
EI
(level 3)
Servicing of f
Servicing of g
EI
(level 1)
Servicing of h
User's Manual U14492EJ5V0UD
Servicing of b
Interrupt request b is acknowledged because the
priority of b is higher than that of a and interrupts are
enabled.
Although the priority of interrupt request d is higher
than that of c, d is held pending because interrupts
are disabled.
Interrupt request f is held pending even if interrupts are
enabled because its priority is lower than that of e.
Interrupt request h is held pending even if interrupts are
enabled because its priority is the same as that of g.
169

Advertisement

Table of Contents
loading

Table of Contents