Table of Contents
Advertisement
(12) TO010 to TO015 (Timer output) ... Output
These pins output the pulse signal of timer 01.
(13) ANI00 to ANI07, ANI10 to ANI17 (Analog input) ... Input
These are analog input pins to the A/D converter.
(14) CKSEL (Clock generator operating mode select) ... Input
This is the input pin that specifies the operation mode of the clock generator. Fix it so that the input level
does not change during operation.
(15) MODE0 to MODE2 (Mode) ... Input
These are the input pins that specify the operation mode. Operation modes are broadly divided into normal
operation modes and flash memory programming mode. The normal operation modes are single-chip modes
0 and 1 and ROMless modes 0 and 1 (see 3.3 Operation Modes for details). The operation mode is
determined by sampling the status of each of pins MODE0 to MODE2 on a reset.
Fix these so that the input level does not change during operation.
µ
(a)
PD703116
MODE2
MODE1
L
L
L
L
L
H
L
H
Other than above
µ
(b)
PD70F3116
V
MODE2 MODE1 MODE0
PP
0 V
L
0 V
L
0 V
L
0 V
L
7.8 V
L
Other than above
Remark
L: Low-level input
H: High-level input
×: don't care
(16) RESET (Reset) ... Input
RESET input is asynchronous input. When a signal having a certain low level width is input in asynchronous
with the operation clock, a system reset that takes precedence over all operations occurs.
Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, software
STOP).
CHAPTER 2 PIN FUNCTIONS
MODE0
L
Normal operation mode
H
L
H
Setting prohibited
L
L
Normal operation mode
L
H
H
L
H
H
×
H
Flash memory programming mode
Setting prohibited
User's Manual U14492EJ5V0UD
Operation Mode
ROMless mode 0
ROMless mode 1
Single-chip mode 0
Single-chip mode 1
Operation Mode
ROMless mode 0
ROMless mode 1
Single-chip mode 0
Single-chip mode 1
43
Advertisement
Table of Contents
