Decoupling Recommendations; Fwh Checklist; 14.10.1. Resistor Recommendations - Intel 855PM Design Manual

Chipset platform for use with pentium m and celeron m processors
Table of Contents

Advertisement

R
14.9.2.

Decoupling Recommendations

Signal
V5_USB[3:1] (signal)
NOTE: All decoupling guidelines are recommendations based on our reference board design. Customers will need to take their layout,
and PCB board design into consideration when deciding on their overall decoupling solution.
14.10.

FWH Checklist

14.10.1. Resistor Recommendations

Pin Name
Pull up/Pull down
FGPI[4:0]
IC
RST#
VCC[2:1]
Tie to Vcc3_3
VCCA
VPP
GND[2:1],
Tie to GND
GNDA
ID[3:0]
RSVD[5:1]
NC[8:1]
NOTE: Default tolerance for resistors is +/-5% unless otherwise specified.
14.10.2. Decoupling Recommendations
Pin Name
®
Intel
855PM Chipset Platform Design Guide
USB – Decoupling Recommendations
Configuration
Pull down to GND
0.1 µF
FWH – Resistor Recommendations
System
See Notes
See Notes
FWH – Power SIgnals
See Notes
FWH – GND SIgnals
FWH – Test Point Signals
See Notes
See Notes
FWH – Not Connected Signals
None
FWH – Decoupling Recommendations
Configuration
F
1
F
Qty
1
In Intel CRB, each signal requires a
decoupling cap.
Series
Damping
Can be connected directly to GND
In Intel CRB, each signal requires a 100 ohms
pull down resistor.
In Intel CRB, the signal requires a 10 kohms
pull down resistor.
100
In Intel CRB, the signal requires a 100 ohms
series damping resistor.
Also see Section 10.2 for decoupling
requirement.
Signals are recommended to be connected to
test points.
Signals are recommended to be connected to
test points.
The signals should be left as NC ("Not
Connected")
1
Qty
Platform Design Checklist
Notes
Notes
Notes
325

Advertisement

Table of Contents
loading

Table of Contents