Agp 2.0 Spec; Agp Interface Signal Groups; Table 36. Agp 2.0 Signal Groups - Intel 855PM Design Manual

Chipset platform for use with pentium m and celeron m processors
Table of Contents

Advertisement

AGP Port Design Guidelines
7.2.

AGP 2.0 Spec

7.2.1.

AGP Interface Signal Groups

The signals on the AGP interface are broken into three groups: 1X timing domain signals, 2X/4X timing
domain signals, and miscellaneous signals. Each group has different routing requirements. In addition,
within the 2X/4X timing domain signals, there are three sets of signals. All signals in the 2X/4X timing
domain must meet minimum and maximum trace length requirements as well as trace width and spacing
requirements. The signal groups are documented in the following table.

Table 36. AGP 2.0 Signal Groups

1X timing domain
2X / 4X timing domain
168
CLK (3.3 V)
RBF#
WBF#
ST[2:0]
PIPE#
REQ#
GNT#
PAR
FRAME#
IRDY#
TRDY#
STOP#
DEVSEL#
Set #1
AD[15:0]
C/BE[1:0]#
AD_STB0
1
AD_STB0#
Set #2
AD[31:16]
C/BE[3:2]#
AD_STB1
1
AD_STB1#
Set #3
SBA[7:0]
SB_STB
1
SB_STB#
®
Intel
855PM Chipset Platform Design Guide
R

Advertisement

Table of Contents
loading

Table of Contents