Table of Contents
Advertisement
R
Miscellaneous, Asynchronous
NOTE:
These signals are used in 4X AGP mode ONLY.
Table 37. AGP 2.0 Data/Strobe Associations
AD[15:0] and C/BE[1:0]#
AD[31:16] and C/BE[3:2]#
SBA[7:0]
Throughout this section, the term data refers to AD[31:0], C/BE[3:0]#, and SBA[7:0]. The term strobe
refers to AD_STB[1:0], AD_STB#[1:0], SB_STB, and SB_STB#. When the term data is used, it refers
to one of the three sets of data signals, as in Table 37. When the term strobe is used, it refers to one of
the strobes as it relates to the data in its associated group.
The routing guidelines for each group of signals (1X timing domain signals, 2X/4X timing domain
signals, and miscellaneous signals) will be addressed separately.
7.3.
AGP Routing Guidelines
7.3.1.
1x Timing Domain Routing Guidelines
7.3.1.1.
Trace Length Requirements for AGP 1X
This section contains information on the 1X-timing domain routing guidelines. The AGP 1X timing
domain signals (refer to Table 36) have a maximum trace length of 10 inches. The target impedance is
55- ± 15%. This maximum applies to ALL of the signals listed as 1X timing domain signals in Table
36. In addition to this maximum trace length requirement (refer to Table 38 and Table 39) these signals
must meet the trace spacing and trace length mismatch requirements in Sections 7.3.1.2 and 7.3.1.3.
®
Intel
855PM Chipset Platform Design Guide
Data
Associated Strobe in 1X
Strobes are not used in 1X
mode. All data is sampled on
rising clock edges.
Strobes are not used in 1X
mode. All data is sampled on
rising clock edges.
Strobes are not used in 1X
mode. All data is sampled on
rising clock edges.
USB+
USB-
OVRCNT#
PME#
TYPDET#
PERR#
SERR#
INTA#
INTB#
Associated
Strobe in 2X
AD_STB0
AD_STB1
SB_STB
AGP Port Design Guidelines
Associated
Strobes in 4X
AD_STB0,
AD_STB0#
AD_STB1,
AD_STB1#
SB_STB,
SB_STB#
169
Advertisement
Table of Contents
