Table of Contents
Advertisement
FSB Design Guidelines
4.3.1.
Recommended Onboard ITP700FLEX Implementation
4.3.1.1.
ITP Signal Routing Guidelines
Figure 41 illustrates recommended connections between the onboard ITP700FLEX debug port,
processor, Intel 855PM MCH, and CK-408 clock chip in the cases where the debug port is used.
For the purpose of this discussion on ITP700FLEX signal routing, refer to Section 4.1.1.4 for more
details on the signal propagation time to distance relationships for the length matching requirements
listed as periods of time below. It is understood that the time to distance relationships mentioned in
Section 4.1.1.4 apply to the specific assumptions made only and it is the responsibility of the system
designer to determine what is the appropriate length that correlates to the listed time periods as length
matching requirements.
78
®
Intel
855PM Chipset Platform Design Guide
R
Advertisement
Table of Contents
