Block Diagram - Hitachi H8/3062 Hardware Manual

Single-chip microcomputer
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

5.1.2

Block Diagram

Figure 5.1 shows a block diagram of the interrupt controller.
NMI
input
IRQ input
OVF
TME
.
.
.
.
.
.
.
.
.
.
TEI
TEIE
Legend:
ISCR:
IRQ sense control register
IER:
IRQ enable register
ISR:
IRQ status register
IPRA:
Interrupt priority register A
IPRB:
Interrupt priority register B
SYSCR:
System control register
96
ISCR
IER
IRQ input
section ISR
Interrupt controller
Figure 5.1 Interrupt Controller Block Diagram
IPRA, IPRB
Interrupt
request
Priority
decision logic
Vector
number
SYSCR
CPU
I
CCR
UI
UE

Advertisement

Table of Contents
loading

Table of Contents