Hitachi H8/3062 Hardware Manual page 132

Single-chip microcomputer
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

Interrupt Source
ERI0
(receive error 0)
RXI0 (receive
data full 0)
TXI0 (transmit
data empty 0)
TEI0
(transmit end 0)
ERI1
(receive error 1)
RXI1 (receive
data full 1)
TXI1 (transmit
data empty 1)
TEI1 (transmit
end 1)
Reserved
Note: * Lower 16 bits of the address.
110
Vector
Origin
Number Advanced Mode Normal Mode
SCI
52
channel 0
53
54
55
SCI
56
channel 1
57
58
59
60
61
62
63
Vector Address*
H'00D0 to H'00D3
H'0068 to H'0069
H'00D4 to H'00D7
H'006A to H'006B
H'00D8 to H'00DB
H'006C to H'006D
H'00DC to H'00DF
H'006E to H'006F
H'00E0 to H'00E3
H'0070 to H'0071
H'00E4 to H'00E7
H'0072 to H'0073
H'00E8 to H'00EB
H'0074 to H'0075
H'00EC to H'00EF
H'0076 to H'0077
H'00F0 to H'00F3
H'0078 to H'0079
H'00F4 to H'00F7
H'007A to H'007B
H'00F8 to H'00FB
H'007C to H'007D
H'00FC to H'00FF
H'007E to H'007F
IPR
Priority
IPRB3
High
IPRB2
Low

Advertisement

Table of Contents
loading

Table of Contents