Multiprocessor Communication - Hitachi H8/3062 Hardware Manual

Single-chip microcomputer

Hide thumbs Also See for H8/3062:

Table of Contents

Figure 12.8 shows an example of SCI receive operation in asynchronous mode.

Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single serial

communication line. The processors communicate in asynchronous mode using a format with an

additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A serial

communication cycle consists of an ID-sending cycle that identifies the receiving processor, and a

data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending

The transmitting processor starts by sending the ID of the receiving processor with which it wants

to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends

transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to

1. When they receive data with the multiprocessor bit set to 1, receiving processors compare the

data with their IDs. Processors with IDs not matching the received data skip further incoming data

until they again receive data with the multiprocessor bit set to 1. Multiple processors can send and

receive data in this way.

Figure 12.9 shows an example of communication among different processors using a

multiprocessor format.

RXI interrupt

Figure 12.8 Example of SCI Receive Operation

(8-Bit Data with Parity and One Stop Bit)

RXI interrupt handler

reads data in RDR and

clears RDRF flag to 0

Idle (mark) state

Framing error,

ERI interrupt