Hitachi H8/3062 Hardware Manual page 415

Single-chip microcomputer
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

Communication Formats: Four formats are available. Parity bit settings are ignored when a
multiprocessor format is selected. For details see table 12.10.
Clock: See the description of asynchronous mode.
Transmitting
processor
Receiving
processor A
(ID=01)
Serial data
Legend
MPB : Multiprocessor bit
Figure 12.9 Example of Communication among Processors using Multiprocessor Format
Transmitting and Receiving Data:
• Transmitting Multiprocessor Serial Data: Figure 12.10 shows a sample flowchart for
transmitting multiprocessor serial data and indicates the procedure to follow.
Receiving
processor B
(ID=02)
H'01
(MPB=1)
ID-sending cycle:
receiving processor address
(Sending Data H'AA to Receiving Processor A)
Serial communication line
Receiving
processor C
(ID=03)
H'AA
Data-sending cycle:
data sent to receiving processor
specified by ID
Receiving
processor D
(ID=04)
(MPB=0)
397

Advertisement

Table of Contents
loading

Table of Contents