Hitachi H8/3062 Hardware Manual page 459

Single-chip microcomputer
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

Frame n
Ds
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
RDRF
PER
• Retransmission when SCI is in Transmit Mode
Figure 13.13 illustrates retransmission when the SCI is in transmit mode.
6. If an error signal is sent back from the receiving device after transmission of one frame is
completed, the ERS bit is set to 1 in SSR. If the RIE bit in SCR is set to the enable state, an
ERI interrupt is requested. The ERS bit should be cleared to 0 in SSR before the next parity bit
sampling timing.
7. The TEND bit in SSR is not set for the frame for which the error signal was received.
8. If an error signal is not sent back from the receiving device, the ERS flag is not set in SSR.
9. If an error signal is not sent back from the receiving device, transmission of one frame,
including retransmission, is assumed to have been completed, and the TEND bit is set to 1 in
SSR. If the TIE bit in SCR is set to the enable state, a TXI interrupt is requested.
Frame n
Ds
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
TDRE
Transfer from TDR to TSR
TEND
ERS
The smart card interface installed in the H8/3062 Series supports an IC card (smart card) interface
with provision for ISO/IEC7816-3 T=0 (character transmission). Therefore, block transfer
operations are not supported (error signal transmission, detection, and automatic data
retransmission are not performed).
[2]
[1]
Figure 13.12 Retransmission in SCI Receive Mode
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Transfer from TDR to TSR
[7]
[6]
Figure 13.13 Retransmission in SCI Transmit Mode
Retransmitted frame
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Retransmitted frame
Frame n+1
(DE)
Ds D0 D1 D2 D3 D4
[4]
[3]
Frame n+1
(DE)
Ds D0 D1 D2 D3 D4
Transfer from TDR to TSR
[9]
[8]
441

Advertisement

Table of Contents
loading

Table of Contents