Loading Sequence - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

MicroWire Interface
3.4.1

Loading Sequence

110
Serial Interfaces
1) Set the following fields of the control and status register (CSR):
NB_BITS_RD: 0
J
NB_BITS_WR: 0
J
INDEX: 01
J
CS_CMD: 1
J
START: 0
J
2) Wait for the CSRB bit of the control and status register (CSR) to be reset.
3) Load the transmit data register (TDR) with:
D7d1...D0d1 D7d2...D0d2 D7d1...D0d1: Data for digit 1
J
D7d2...D0d2: Data for digit 2
J
4) Set the following fields of the control and status register (CSR):
NB_BITS_RD: 0
J
NB_BITS_WR: 16 (decimal)
J
INDEX: 01
J
CS_CMD: 1
J
START: 1
J
5) Wait for the CSRB bit of the control and status register (CSR) to be reset.
6) Load the transmit data register (TDR) with:
D7d3...D0d3 D7d4...D0d4 D7d3...D0d3: Data for digit 3
J
D7d4...D0d4: Data for digit 4
J
7) Set the following fields of the control and status register (CSR):
NB_BITS_RD: 0
J
NB_BITS_WR: 16 (decimal)
J
INDEX: 01
J
CS_CMD: 1
J
START: 1
J
8) Wait for the CSRB bit of the control and status register (CSR) to be reset.
9) Load the transmit data register (TDR) with:
D7...D0 x x x x x x x x x: Don't care
J
D7...D0: Data for special segment and control function
J
SPRU760B

Advertisement

Table of Contents
loading

Table of Contents