Divisor Latches (Dll, Dlh) - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 81. XON2/ADDR2 Register
Bit
Name
7:0
XON_WORD2
Table 82. XOFF1 Register
Bit
Name
7:0
XOFF_WORD1
Table 83. XOFF2 Register
Bit
Name
7:0
XOFF_WORD2
Table 84. Scratchpad Register (SPR)
Bit
Name
7:0
SPR_WORD
6.3.1

Divisor Latches (DLL, DLH)

SPRU760B
Function
Used to store the 8-bit XON2 character in UART
modes and ADDR2 address 2 for IrDA modes
Offset Address (hex): 0x06 x S and LCR = 0xBF and (EFR[4] = 0 or MCR[6]
= 0)
Function
Used to store the 8-bit XOFF1 character used in
UART modes
Offset Address (hex): 0x07 x S and LCR = 0xBF and (EFR[4] = 0 or MCR[6]
= 0)
Function
Used to store the 8-bit XOFF2 character used in
UART modes
Offset Address (hex): 0x07 x S and LCR is not 0xBF and (EFR[4] = 0 or MCR[6]
= 0)
This R/W register does not control the module in any way. It is a scratchpad
register the programmer can use to hold temporary data.
Function
Scratchpad register
These two registers store the 14-bit divisor for generation of the baud clock in
the baud rate generator. DLH stores the most-significant part of the divisor.
DLL stores the least-significant part of the divisor.
DLL and DLH can only be written to before sleep mode is enabled, that is,
before IER[4] is set.
Offset Address (hex): 0x00 x S and LCR[7] = 1
UARTs
R/W
Reset
R/W
0x00
R/W
Reset
R/W
0x00
R/W
Reset
R/W
0x00
R/W
Reset
R/W
0x00
Serial Interfaces
161

Advertisement

Table of Contents
loading

Table of Contents