Transmit Frame Length Register (Txfll, Txflh); Received Frame Length Register (Rxfll, Rxflh) - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

6.4

Transmit Frame Length Register (TXFLL, TXFLH)

Table 94. Transmit Frame Length Low Register (TXFLL)
Bit
Name
7:0
TXFLL
Table 95. Transmit Frame Length High Register (TXFLH)
Bit
Name
7:5
4:0
TXFLH
6.4.1

Received Frame Length Register (RXFLL, RXFLH)

Table 96. Received Frame Length Low Register (RXFLL)
Bit
Name
7:0
RXFLL
SPRU760B
IrDA modes only.
The registers TXFLL and TXFLH hold the 13-bit transmit frame length
(expressed in bytes). TXFLL holds the least-significant bits, and TXFLH holds
the most-significant bits. The frame length value is used if the frame length
method of frame closing is used.
Offset Address (hex): 0x0A x S and write
Function
LSB register used to specify the frame length.
Offset Address (hex): 0x0B x S and write
Function
Reserved
MSB register used to specify the frame length.
IrDA modes only.
The registers RXFLL and RXFLH hold the 12-bit receive maximum frame
length. RXFLL holds the least-significant bits, and RXFLH holds the
most-significant bits. If the intended maximum-receive frame length is n bytes,
program RXFLL and RXFLH to be n + 3 in SIR or MIR modes and n + 6 in FIR
mode (+3 and +6 are due to frame format with CRC and stop flag; there are
two bytes associated with the FIR stop flag).
Offset Address (hex): 0x0C x S and write
Function
LSB register used to specify the frame length in
reception
Offset Address (hex): 0x0D x S and write
UARTs
R/W
Reset
W
0x00
R/W
Reset
R
000
W
00000
R/W
Reset
W
0x00
Serial Interfaces
167

Advertisement

Table of Contents
loading

Table of Contents