Figure 420. Normal Interrupt Out Transactions - Dma Mode - ST STM32F446 Series Reference Manual

USB on-the-go full-speed/high-speed (OTG_FS/OTG_HS)
4. After successfully transmitting the packet, the OTG_HS host generates a CHH
interrupt.
5. In response to the CHH interrupt, reinitialize the channel for the next transfer.
•
Interrupt IN transactions in DMA mode
The sequence of operations (channelx) is as follows:
1. Initialize and enable channel x as explained in
2. The OTG_HS host writes an IN request to the request queue as soon as the channel x
gets the grant from the arbiter (round-robin with fairness). In high-bandwidth transfers,
the OTG_HS host writes consecutive writes up to MC times.
1232/1328

Figure 420. Normal interrupt OUT transactions - DMA mode

RM0390 Rev 4
Section : Channel initialization.
RM0390