Special Mode 3 (Ie Mode) - Renesas M16C/62P Series Hardware Manual

M16C/62P Group (M16C/62P, M16C/62PT)
17.1.5

Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.
Table 17.17 lists the Registers to Be Used and Settings in IE Mode. Figure 17.33 shows the Bus Collision
Detect Function-Related BitsBus Collision Detect Function-Related Bits.
If the TXDi pin (i = 0 to 2) output level and RXDi pin input level do not match, a UARTi bus collision detect
interrupt request is generated.
Use the IFSR26 and IFSR27 bits in the IFSR2A register to enable the UART0/UART1 bus collision detect
function.
Table 17.17 Registers to Be Used and Settings in IE Mode
Register
UiTB 0 to 8
(3)
UiRB 0 to 8
OER, FER, PER, SUM Error flag
UiBRG 0 to 7
UiMR SMD2 to SMD0
CKDIR
STPS
PRY
PRYE
IOPOL
UiC0 CLK1, CLK0
CRS
TXEPT
CRD
NCH
CKPOL
UFORM
UiC1 TE
TI
RE
RI
U2IRS
U2RRM
UiLCH, UiERE
UiSMR 0 to 3, 7
ABSCS
ACSE
SSS
UiSMR2 0 to 7
UiSMR3 0 to 7
UiSMR4 0 to 7
IFSR2A IFSR26, IFSR27
UCON U0IRS, U1IRS
U0RRM, U1RRM
CLKMD0
CLKMD1, RCSP, 7
NOTES:
1. Set the bit 4 and bit 5 in the U0C0 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are
in the UCON register.
2. TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to "0".
3. Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode.
i= 0 to 2
Rev.2.41 Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
Bit
Set transmission data
Reception data can be read
Set a bit rate
Set to "110b"
Select the internal clock or external clock
Set to "0"
Invalid because PRYE=0
Set to "0"
Select the TXD/RXD input/output polarity
Select the count source for the UiBRG register
Invalid because CRD=1
Transmit register empty flag
Set to "1"
Select TXDi pin output mode
Set to "0"
Set to "0"
Set this bit to "1" to enable transmission
Transmit buffer empty flag
Set this bit to "1" to enable reception
Reception complete flag
(1)
Select the source of UART2 transmit interrupt
(1),
Set to "0"
Set to "0"
Select the sampling timing at which to detect a bus collision
Set this bit to "1" to use the auto clear function of transmit enable bit
Select the transmit start condition
Set to "0"
Set to "0"
Set to "0"
Set to "1"
Select the source of UART0/UART1 transmit interrupt
Set to "0"
Invalid because CLKMD1 = 0
Set to "0"
Page 220 of 390
提供单片机解密、IC解密、芯片解密业务
Function
(2)
010-62245566 13810019655
17. Serial Interface